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Abstract: Area, delay, power are the major factors which effect the performance of today’s digital 
revolution. Power dissipation is one of the most common problem in digital circuits, many low power 
methodology techniques are been implemented to reduce power dissipation but still the ease of optimizing 
the design power is left behind. So here we consider, Reversibility which plays an important role in power 
consumption. Reversible logic reduces the power by preventing the loss of information. This paper 
proposes design of 64 bit ALU. This ALU consists of nine operations, four arithmetic and five logical 
operations. The arithmetic operations include addition, subtraction, multiplication, division and the 
logical operations include XOR, NOT, OR, NAND, AND. All the modules were designed using reversible 
logic gates where the divider circuit uses adder/sub module in doing division. All the modules are 
designed for n-bit operations. Initially n was taken as 16 bit and all the modules were tested in NEXYS 4 
DDR board, based on FPGA from XILINX , Then the n is assigned as 64 bit operations .We were unable 
to implement 64 bit operations directly on FPGA because there were no resources to implement 64 bit 
operations .So we implemented 16 bit operations on the board and verified simulations for 64 bit 
operations. But these can also deal with n-bit operations. The delay and power analysis of various 
modules are performed along with comparison tables are carried out in this design. 
Keywords - Reversible Logic Circuits; Reversible Logic Gates; Reversible Adder/Subtractor; Reversible 
Logic Unit; Reversible ALU; 
I. INTRODUCTION 
VLSI is playing a vital role in modern digital 
electronics, area, power, delay are the major factors 
in designing digital circuits, there is a trade off 
between the three performance (area, power, 
delay)characters. Due to rapid switching in digital 
circuits, so this paper mainly concern with the 
power dissipation issues. As logic elements are 
been integrated to smaller in size as of Moore’s law 
, the power dissipation has been main area of 
concern in VLSI design of digital circuits. We use 
the concept of reversibility to reduce power. There 
is loss of information during the computation ,this 
loss of information is due to heat generated in the 
irreversible circuits. Hence to avoid this 
information loss which is generated through heat is 
been compensated through reversible logic circuits 
.LAUNDER[1961] showed that the circuits 
designed using irreversible elements dissipate heat 
due to the loss of information bits. It is proved that 
the loss of one bit of information results in 
dissipation of KT*log2 joules of heat energy where 
K is the Boltzmann constant and T is the 
temperature at which the operation is performed. 
BENETT [1973] showed that this heat dissipation 
due to information loss can be avoided if the circuit 
is designed using reversible logic gates.  The 
reversibility is been satisfied when the number of 
inputs and number of outputs are same i.e for an 
unique input there must be a unique output. An ‘n’ 
input ‘n’ output gate indicates same number of 
input and outputs resulting to be a reversible logic. 
In this paper 64 bit ALU can perform 9 operations 
simultaneously. The nine operations include 
1.addition/subtraction both of them are integrated 
in one module and 2.subtaction 3.division 
4.multiplication 5.logical unit(the logical unit 
performs AND, OR , NOT , XOR). All the 
modules are simulated using Xilinx ISE 14.2. 
II. CONCEPT OF IRREVERSIBILITY 
The information-bearing degrees of freedom of a 
computer interact with the thermal reservoir 
represented by the remaining degrees of freedom. 
This interaction plays two roles. First of all, it acts 
as a sink for the energy dissipation involved in the 
computation. This energy dissipation has an 
unavoidable minimum arising from the fact that the 
computer performs irreversible operations. 
Secondly, the interaction acts as a source of noise 
causing errors. In particular thermal fluctuations 
give a supposedly switched element a small 
probability of remaining in its initial state, even 
after the switching force has been applied for a 
long time. It is shown, in terms of two simple 
models, that this source of error is dominated by 
one of two other error sources: 
1) Incomplete switching due to inadequate time 
allowed for switching. 
2) Decay of stored information due to thermal 
fluctutions. 
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Fig.2.1.Truth table of conventional AND gate 
Commonly used reversible gates are NOT gate, 
CNOT gate, CCNOT gate (Toffoli gate), Peres 
gate, Fredkin gate, Feynman gate, etc... In the 
reversible XOR gate there is no loss of information 
bit signals. Since it maps the input vector with 
output vector which gives the equal number of 
inputs and output and it is shown in Figure 2.2. 
 
Fig. 2.2: Reversible XOR (CNOT) gate 
Peres gate is represented as 3×3 vector in Figure 
2.3. In the proposed design, Peres gate is used 
because of its lowest quantum cost. The input 
vector is I (A, B, C) and the output vector is O (P, 
Q, R). The output is defined by P = A, Q=A B 
and R=AB C. Quantum cost of a Peres gate is 4. 
 
Fig. 2.3: 3x3 Peres gate. 
The input vector of Feynman gate is I (A, B) and 
the output vector is O (P, Q). The outputs are 
defined by P=A, Q=A  B and it is shown in 
Figure 2.4. Quantum cost of a Feynman gate is 1. 
 
Fig. 2.4: 2x2 Feynman gate. 
Figure 2.5 shows a 3×3 Fredkin gate. The input 
vector is I (A, B, C) and the output vector is O (P, 
Q, R). The output is defined by P=A, Q=A′B AC 
and R=A′C AB. Quantum cost of a Fredkin gate 
is 5. 
 
Fig. 2.5. 3×3 Fredkin gate. 
III. DESIGN OF REVERSIBLE ALU 
3.1 Proposed Design 
The basic design of an ALU is shown in the below 
figure 3. For implementing a reversible ALU each 
of these basic components is implemented using 
reversible logic. The various sub modules in the 
design are adder/subtractor, multiplier and a logical 
unit. All the operations are performed 
simultaneously. On the basis of control signal, the 
required result is provided at the output. 
 
Fig.3. ALU design 
3.2 Design of 64 Bit Adder/Subtractor 
In this paper we are designing 64 bit 
adder/substractor using reversible logic. First we 
are implementing 4bit binary adder/subtractor. For 
implementing a 4bit reversible adder/subtractor, 4 
DKG gates are required. Hence the total gate count 
for a 4bit adder/subtractor is 4 and that for a 64 bit 
adder/subtractor is 64. Here the carry in (Cin) is 
propagated from one gate to another gate. The 
binary full adder/subtractor handles each input 
along with a carry in /borrow in that is generated as 
carry out/borrow out from the addition of previous 
lower order bits. If two n bit binary numbers are to 
be added or subtracted then n binary full 
adder/subtractors should be cascaded. A parallel 
adder/subtractor is the interconnection of a number 
of full adder/subtractor and applying the inputs 
simultaneously.  
DKG gate has 4 inputs and 4 outputs, In this paper 
a 4 bit parallel adder/subtractor circuit is designed 
using a 4x4 reversible DKG gate. Fig.4 shows the 
reversible DKG gate. This gate can acts as an adder 
or subtractor depending on its control input „A‟. 
when „A‟ is zero the gate behaves as a full adder 
and when „A‟ is one the gate behaves as a 
subtractor. The block diagramm of a four bit 
reversible adder/subtractor using DKG gate is 
shown in Fig.5. 
 
Fig.4. Reversible 4x4 DKG gate 
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Fig.5. Reversible 4bit adder/subtractor 
3.3 Design of 64x64 Multiplier 
In this paper an n x n reversible multiplier is 
designed using TSG and Fredkin gates. The basic 
cell for such a multiplier is the full adder block. 
The TSG gate is shown in Fig.6. It is evident from 
the figure that the TSG gate can act as full adder 
when one of the inputs is assigned a constant value 
of zero. In Fig.6 when c is assigned as zero the 
TSG gate acts as a full adder and the sum and carry 
output is obtained at S and R respectively. Fig.7 
shows the TSG gate implemented as a full adder. 
 
Fig.6.4x4 TSG gate 
 
Fig.7. Reversible TSG gate as a full adder 
Multiplication includes two basic steps. First step is 
the generation of partial products and the second 
one is the addition of the generated partial 
products. The partial products can be generated 
using Fredkin gate. When one of the input to the 
Fredkin gate is assigned a constant value of zero, 
then the Fredkin gate behaves like an AND gate 
and partial product can be generated as shown in 
Fig.10. The generated partial products can now be 
added using Parallel ripple carry adder that is 
designed by cascading the TSG gate. For a 4x4 
multiplier, 16 Fredkin gates are required for 
generating the entire partial products. Three stages 
of reversible ripple carry adder using TSG gate is 
required for adding the above generated partial 
products and obtaining the final 8bit product. 
 
Fig.8. FRG gate used as AND gate. 
 
Fig 9. Generation of partial product 
3.4 Divider Operation: 
The Divider circuit [5] is designed for n-bit data. 
The inputs are Dividend and divisor and require 4 
cycles to complete and the output quotient of 5-bit 
and reminder of 4-bit. The circuit requires 2-bit 
multiplexer with inputs: divisor and 2’s 
complement of divisor (results negative divisor 
which is used for subtraction), selection line k. the 
outputs of multiplexer are: 
1. If k=0 ==>subtract divisor from current dividend 
MSB bits. 
2. If k=1 ==>add divisor to the current 
dividend MSB bits.  
Example: Dividend=10110101 -- 8 bit---AB 
 Divisor  =1110 -- 4 bit---D 
Let 
A=1011→append 0 at MSB ➔A=01011 
B=0101 →B=0101(4-bit) 
D=1110→append 0 at MSB ➔D=01110 
→2’s complement of D=10010 
Initially K=0; 
The division process of the divisor is shown fig.15. 
The final Quotient is A--01101 and The final 
reminder is B -1100. 
IV. SIMULATION RESULTS 
All the modules are implemented using 
VerilogHDL. Verilog programming is done for all 
the blocks, implementation and simulation 
verification are done by using Xilinx14.5 Software. 
4.1 64 Bit Reversible Adder/Subtractor 
Below figure shows the simulation output for 64 bit 
adder/subtractor block. Here x,y are the 64 bit 
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inputs and sd,cout are outputs. 
 
Fig.10. adder/subtractor simulation output 
4.2 64 Bit Reversible Logical Unit 
Below figure shows the simulation output for 64bit 
reversible logic unit. 
 
Fig.11. Reversible 64bit logical unit 
4.3 16 x 16 Multiplier Unit 
Below figure shows the simulation output of 
reversible multiplication operation. 
 
Fig.12. Reversible 16 x 16 multiplier 
4.4 reversible divider unit 
Below figure shows the reversible divider block 
 
Fig.13.reversible divider 
V. CONCLUSION 
The 16 bit reversible ALU is designed by 
integrating various sub modules that includes 
adder/subtractor, multiplier and logical unit. The 
logical unit performs AND, OR, NOT, XOR, 
NAND. The performance evaluation of the various 
submodules are carried out using synopsys tools 
and it was found that the circuits designed using 
reversible logic showed a reduced dealy and 
power. As a future work a reversible divider can 
also be designed and included into this ALU. 
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